

In the Claims

Claims 1-20 and 31-50 are canceled.

21. [Original] A semiconductor processing method comprising forming two series of field effect transistors over a substrate, one series being isolated from adjacent devices by shallow trench isolation, the other series having active area widths greater than one micron, the one series being formed to have active area widths less than one micron to achieve lower threshold voltages than the other of the series.

22. [Original] The semiconductor processing method of claim 21, wherein the threshold voltages for the two series of field effect transistors are defined by a common channel implant.

23. [Original] The semiconductor processing method of claim 21, wherein the threshold voltages for the two series of field effect transistors are defined by a common channel implant, said implant being the only channel implant which defines the threshold voltages for the two series of field effect transistors.

24. [Original] The semiconductor processing method of claim 21, wherein the threshold voltages for the two series of field effect transistors are defined by one or more common channel implants.

25. [Original] The semiconductor processing method of claim 21, wherein the threshold voltages for the two series of field effect transistors are defined by one or more common channel implants, said common channel implants being the only channel implants which define the threshold voltages for the two series of field effect transistors.

26. [Currently Amended] A semiconductor processing method comprising forming two series of field effect transistors over a substrate, at least one series being isolated from adjacent devices by shallow trench isolation, and further comprising achieving different threshold voltages between field effect transistors in different series by varying the active area widths of the field effect transistors in the series providing a first series of transistors having active area widths less than active area widths of a second series of transistors and wherein the threshold voltages of the transistors of the first series are less than the threshold voltages of the transistors of the second series, at least one series having active area widths less than one micron.

27. [Original] The semiconductor processing method of claim 26, wherein the threshold voltages for the two series of field effect transistors are defined by a common channel implant.

28. [Original] The semiconductor processing method of claim 26, wherein the threshold voltages for the two series of field effect transistors are defined by a common channel implant, said implant being the only channel implant which defines the threshold voltages for the two series of field effect transistors.

29. [Original] The semiconductor processing method of claim 26, wherein the threshold voltages for the two series of field effect transistors are defined by one or more common channel implants.

30. [Original] The semiconductor processing method of claim 26, wherein the threshold voltages for the two series of field effect transistors are defined by one or more common channel implants, said common channel implants being the only channel implants which define the threshold voltages for the two series of field effect transistors.

Claims 31-60 are canceled.

61. [Previously Presented] The semiconductor processing method of claim 21, wherein the transistors of the two series comprise transistors having a single geometry type.

62. [Previously Presented] The semiconductor processing method of claim 61, wherein the transistors of the single geometry type comprise planar transistors.

63. [Previously Presented] The semiconductor processing method of claim 21, further comprising performing a common channel implant within active areas of the transistors of the two series at the same moment in time.

64. [Previously Presented] The semiconductor processing method of claim 21, further comprising performing a common channel implant within active areas of both of the series of the transistors at the same moment in time to define the different threshold voltages of the transistors of the two series.

65. [Previously Presented] The semiconductor processing method of claim 64, wherein the common channel implant is the only channel implant which defines the different threshold voltages of the transistors of the two series.

66. [Previously Presented] The semiconductor processing method of claim 21, further comprising implanting an impurity into active areas of the transistors of the two series at the same moment in time.

67. [Previously Presented] The semiconductor processing method of claim 21, further comprising implanting an impurity into active areas of the transistors of the two series at the same moment in time to simultaneously define the different threshold voltages of the transistors of the two series.

68. [Previously Presented] The semiconductor processing method of claim 67, wherein the implanting of the impurity is the only implant which defines the different threshold voltages of the transistors of the two series.

69. [Previously Presented] The semiconductor processing method of claim 22, wherein the common channel implant comprises implanting a single type of impurity.

70. [Previously Presented] The semiconductor processing method of claim 22, wherein the common channel implant comprises implanting a single type of impurity to define the different voltage thresholds of the transistors of the two series.

71. [Previously Presented] The semiconductor processing method of claim 26, wherein the transistors of the two series comprise transistors having a single geometry type.

72. [Previously Presented] The semiconductor processing method of claim 71, wherein the transistors of the single geometry type comprise planar transistors.

73. [Previously Presented] The semiconductor processing method of claim 26, further comprising performing a common channel implant within active areas of the transistors of the two series at the same moment in time.

74. [Previously Presented] The semiconductor processing method of claim 26, further comprising performing a common channel implant within active areas of both of the series of the transistors at the same moment in time to define the different threshold voltages of the transistors of the two series.

75. [Previously Presented] The semiconductor processing method of claim 74, wherein the common channel implant is the only channel implant which defines the different threshold voltages of the transistors of the two series.

76. [Previously Presented] The semiconductor processing method of claim 26, further comprising implanting an impurity into active areas of the transistors of the two series at the same moment in time.

77. [Previously Presented] The semiconductor processing method of claim 26, further comprising implanting an impurity into active areas of the transistors of the two series at the same moment in time to simultaneously define the different threshold voltages of the transistors of the two series.

78. [Previously Presented] The semiconductor processing method of claim 77, wherein the implanting of the impurity is the only implant which defines the different threshold voltages of the transistors of the two series.

79. [Previously Presented] The semiconductor processing method of claim 27, wherein the common channel implant comprises implanting a single type of impurity.

80. [Previously Presented] The semiconductor processing method of claim 27, wherein the common channel implant comprises implanting a single type of impurity to define the different voltage thresholds of the transistors of the two series.

81. [New] The semiconductor processing method of claim 21, wherein the active area widths individually correspond to a dimension of an active area of a respective field effect transistor between plural shallow trench isolation regions immediately adjacent to opposing sides of the active area of the respective field effect transistor.

82. [New] The semiconductor processing method of claim 26, wherein the active area widths individually correspond to a dimension of an active area of a respective field effect transistor between plural shallow trench isolation regions immediately adjacent to opposing sides of the active area of the respective field effect transistor.